

<b>Notice of References Cited</b>	Application/Control No. 10/783,462		Applicant(s)/Patent Under Reexamination FILIPPI ET AL.	
	Examiner Steven J. Fulk		Art Unit 2891	Page 1 of 2

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-2004/0207383	10-2004	Wang, Chien-Jung	324/071.2
*	B	US-2003/0082901	05-2003	Werner et al.	438/618
*	C	US-2002/0168786	11-2002	Langer et al.	438/14
*	D	US-6,683,465	01-2004	Fetterman et al.	324/719
*	E	US-6,570,181	05-2003	Graas et al.	257/48
*	F	US-5,930,587	07-1999	Ryan, Vivian W.	438/14
*	G	US-6,864,701	03-2005	Yao et al.	324/765
*	H	US-2003/0072350	04-2003	Chao et al.	374/57
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
*	U	JEDEC Publication, "Constant Temperature Aging to Characterize Aluminum Interconnect Metallization for Stress-Induced Voiding", JEP139, December 2000, pp. 1-12.
*	V	Suzuki et al., "Stress Induced Failure Analysis by Stress Measurements in Copper Dual Damascene Interconnects," Proceedings of the IEEE 2002 International Interconnect Technology Conference, 3-5 June 2002, pp. 229 - 230.
*	W	Huston et al., "Reliability Defect Detection and Screening During Processing - Theory and Implementation," IEEE/IRPS, January 1992, pp. 268-275.
*	X	Nawa et al., "Reliability study for CTE mismatching in build-up structure," Proceedings of the 51st Electronic Components and Technology Conference, 29 May-1 June 2001, pp.1154 - 1158.

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

<b>Notice of References Cited</b>	Application/Control No. 10/783,462	Applicant(s)/Patent Under Reexamination FILIPPI ET AL.	
	Examiner Steven J. Fulk	Art Unit 2891	Page 2 of 2

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-			
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
*	U	Ogawa et al., "Stress-Induced Voiding Under Vias Connected to Wide Cu Metal Leads," IEEE/IRPS, April 2002, pp. 312-321.
*	V	Graas et al., "Correlations between initial via resistance and reliability performance," IEEE/IRPS, 8-10 April 1997, pp. 44 - 48.
*	W	Hansen, "Effectiveness of yield-estimation and reliability-prediction based on wafer test-chip measurements," Proceedings of the Annual Reliability and Maintainability Symposium, 13-16 January 1997, pp. 142 - 148.
*	X	Papp et al., "Use of test structures for a wafer-level-reliability monitoring," Proceedings of the IEEE International Conference on Microelectronic Test Structures, 25-28 March 1996, pp. 267-271.

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.